Sequential Logic

This is the AQA version closing after June 2019. Visit the the version for Eduqas instead .

To gain access to revision questions, please sign up and log in.

In sequential logic circuits ...

there is a clock signal controlling the timing
the circuits can "remember"
the circuits are synchronous (synchronised to the clock)
the output changes in time to the clock pulses and not immediately any input changes.